## INTEGRATED CIRCUITS

## DATA SHEET

# GTL2002 Dual open drain voltage translator

**Product specification** 

2000 Aug 16





## Dual open drain voltage translator

**GTL2002** 

## **FEATURES**

- Direct interface with TTL level
- $\bullet$  6.5  $\Omega$  ON-state connection between port  $S_n$  and  $D_n$

## **DESCRIPTION**

The GTL2002 is a high speed dual voltage translator. The low ON-state resistance of the clamp allows connections to be made with minimal propagation delay.

The device is organized as one 2-bit voltage clamp. When S or D is low, the clamp is in the ON-state and a low resistance connection exists between the S and D ports. When S port and D port are high, the clamp is in the OFF-state and a very high impedance exists between the S and D ports. When port D is high, the voltage on the S port is clamped to the applied reference voltage on the GREF port.

## **FUNCTION TABLE**

G <sub>REF</sub>	D <sub>REF</sub>	S <sub>REF</sub> <sup>4</sup>	Switch	Driven Input <sup>5</sup>	Output of Driven Input
Н	Н	0 V	off	> 0 V	H <sup>2</sup>
Н	Н	V <sub>TT</sub>	nearly off	Н	V <sub>TT</sub> 1
Н	Н	V <sub>TT</sub>	nearly off	V <sub>TT</sub>	H <sup>2</sup>
Н	Н	V <sub>TT</sub>	on	L	L <sup>2,3</sup>
L	L	0 – V <sub>TT</sub>	off	Х	H <sup>2</sup>

H = High voltage level

L = Low voltage level


X = Don't Care

 $V_{TT}$  = Termination voltage, typically 1.5 V

## NOTES:

- 1. The output is not pulled up or pulled down.
- 2. The output is pulled up to V<sub>CC</sub> through an external resistor.
- 3. The output of driven input follows the input low.
- G<sub>REF</sub> must be at least 1.5 V higher than S<sub>REF</sub> for proper switch operation
- 5. Either  $S_n$  or  $D_n$  can be chosen as the input; the corresponding  $D_n$  or  $S_n$  will be the output.

## **PIN CONFIGURATION**



## **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C; GND = 0V	TYPICAL	UNIT
t <sub>PLH</sub>	Propagation delay Sn to Dn	$V_{DD1} = 3.3 \text{ V}; V_{DD2} = 2.5 \text{ V};$ $V_{REF} = 1.5 \text{ V}; unloaded$	1.5	ns
C <sub>OFF</sub>	Channel capacitance (OFF-state)	V <sub>S</sub> = 1.5 V	7.5	pF

## **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER
8-Pin Plastic SO	0°C to +85°C	GTL2002D	SOT96-1
8-Pin Plastic TSSOP	0°C to +85°C	GTL2002DP	SOT505-1


## Dual open drain voltage translator

GTL2002

## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION			
1	GND	Ground (0V)			
2	S <sub>REF</sub>	Source of reference transistor			
3, 4	S <sub>n</sub>	Port S <sub>1</sub> to Port S <sub>2</sub>			
5, 6	D <sub>n</sub>	Port D <sub>1</sub> to Port D <sub>2</sub>			
7	D <sub>REF</sub>	Drain of reference transistor			
8	G <sub>REF</sub>	Gate of reference transistor			

## **CLAMP SCHEMATIC**



## **ABSOLUTE MAXIMUM RATINGS**1, 2, 3

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>S_REF</sub>	DC source reference voltage		−0.5 to +7.0	V
$V_{D\_REF}$	DC drain reference voltage		−0.5 to +7.0	V
$V_{G\_REF}$	DC gate reference voltage		−0.5 to +7.0	V
V <sub>Sn</sub>	DC voltage Port S <sub>n</sub>		−0.5 to +7.0	V
V <sub>Dn</sub>	DC voltage Port D <sub>n</sub>		−0.5 to +7.0	V
I <sub>REFK</sub>	DC reference diode current	V <sub>I</sub> < 0	<b>–</b> 50	mA
I <sub>SK</sub>	DC diode current Port S <sub>n</sub>	V <sub>I</sub> < 0	<b>–</b> 50	mA
I <sub>DK</sub>	DC diode current Port D <sub>n</sub>	V <sub>I</sub> < 0	<b>-</b> 50	mA
I <sub>MAX</sub>	DC clamp current per channel	Channel in ON-state	±35	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

## NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
  device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
  absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIM	ITS	UNIT
STWIBUL	PARAMETER	CONDITIONS	Min	Max	UNII
V <sub>S_REF</sub>	DC source reference voltage		1.0	4.4	V
$V_{D\_REF}$	DC drain reference voltage		V <sub>S_REF</sub> + 0.6	5	V
$V_{G\_REF}$	DC gate reference voltage		V <sub>S_REF</sub> + 0.6	5	V
V <sub>Sn</sub>	DC voltage Port S <sub>n</sub> (OFF-state)		$V_{S\_REF}$	5	V
V <sub>Sn</sub>	DC voltage Port S <sub>n</sub> (ON-state)		0	0.2	V
$V_{Dn}$	DC voltage Port D <sub>n</sub> (OFF-state)		V <sub>S_REF</sub>	5	V
$V_{Dn}$	DC voltage Port D <sub>n</sub> (ON-state)		0	0.4	V
I <sub>S</sub>	Switch input leakage current (OFF-state) for $\mathbf{S}_n$ and $\mathbf{D}_n$ I/O	$V_S$ , $V_D = 5 V$		15	μΑ
I <sub>I</sub>	G <sub>REF</sub> input leakage current	V <sub>G</sub> = 5 V		2.5	μΑ
T <sub>amb</sub>	Operating ambient temperature range	In free air	0	+85	°C

2000 Aug 16

## Dual open drain voltage translator

GTL2002

## DC CHARACTERISTICS for $V_{DD1}$ = 3.0 to 3.6 V; $V_{DD2}$ = 2.36 to 2.64 V; $V_{REF}$ = 1.365 to 1.635 V range

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V). Refer to the Test Circuit diagram.

SYMBOL				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>amb</sub>	35°C	UNIT	
			Min	Typ <sup>1</sup>	Max	
V <sub>OL</sub>	LOW level output voltage	$V_S = 0.175 \text{ V}; I_{CLAMP} = 15.2 \text{ mA}$		260	350	mV

#### NOTE:

## AC CHARACTERISTICS for $V_{DD1}$ = 3.0 to 3.6 V; $V_{DD2}$ = 2.36 to 2.64 V; $V_{REF}$ = 1.365 to 1.635 V range


GND = 0 V;  $t_r = t_f \le 3.0$  ns. Refer to the Test Circuit diagram.

SYMBOL	PARAMETER	WAVEFORM	T <sub>an</sub>	<sub>ib</sub> = 0 to +85	5°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	
t <sub>PLH</sub> <sup>2</sup>	Propagation delay Sn to Dn; Dn to Sn		0.5	1.5	5.5	ns

## NOTES:


- 1. All typical values are measured at  $V_{DD1}$  = 3.3 V,  $V_{DD2}$  = 2.5 V,  $V_{REF}$  = 1.5 V and  $T_{amb}$  = 25°C.
- 2. Propagation delay guaranteed by characterization.
- 3. C<sub>ON,MAX</sub> of 30 pF and a C<sub>OFF,MAX</sub> of 15 pF is guaranteed by design.

## **AC WAVEFORMS**



Waveform 1. The Input (S<sub>n</sub>) to Output (D<sub>n</sub>) Propagation Delays

## **TEST CIRCUIT**



Waveform 2. Load circuit

2000 Aug 16


<sup>1.</sup> All typical values are measured at  $V_{DD1} = 3.3 \text{ V}$ ,  $V_{DD2} = 2.5 \text{ V}$ ,  $V_{REF} = 1.5 \text{ V}$  and  $T_{amb} = 25^{\circ}\text{C}$ .

## Dual open drain voltage translator

GTL2002

## SO8: plastic small outline package; 8 leads; body width 3.9mm

SOT96-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Ьp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	o°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT96-1	076E03S	MS-012AA				<del>95-02-04</del> 97-05-22


2000 Aug 16 5

## Dual open drain voltage translator

GTL2002

## TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.10 2.90	3.10 2.90	0.65	5.10 4.70	0.94	0.70 0.40	0.1	0.1	0.1	0.70 0.35	6° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT505-1						99-04-09

2000 Aug 16 6

## Dual open drain voltage translator

GTL2002

**NOTES** 

2000 Aug 16 7

## Dual open drain voltage translator

GTL2002

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 08-00

Document order number: 9397 750 07417

Let's make things better.

Philips Semiconductors



